Difference between revisions of "Main Page"

Revision as of 01:48, 5 March 2018

Getting Started Build bootable SD card Connect to snickerdoodle console Generate boot image Build first stage bootloader (FSBL) Build secondary bootloader (U-Boot) Linux Wireless configuration Device access with userspace I/O Device Tree SDSoC

Resources Linux kernel source U-Boot source Xilinx Zynq-7000 technical reference manual

Community Example projects Forum

@@ Line 1: / Line 1: @@
+=== snickerdoodle Board Specifications ===
+{| class="wikitable" style="text-align: center;"
+ |colspan="2"|
+ !|snickerdoodle
+ !|snickerdoodle Black
+ !|snickerdoodle Prime
+ |-
+ |
+ |style="text-align: left; font-weight: bold;"|SoC Device
+ |Z-7010-1C
+ |Z-7020-3E
+ |Z-7020-1C
+ |-
+ |rowspan="4" style="font-style: italic;"|Processing System
+ |style="text-align: left; font-weight: bold;"|Processor
+ |colspan="3"|Dual-Core ARM Cortex-A9 MPCore
+ |-
+ |style="text-align: left; font-weight: bold;"|Processor Frequency
+ |667MHz
+ |867MHz
+ |667MHz
+ |-
+ |style="text-align: left; font-weight: bold;"|DRAM
+ |1GB @ 400MHz LPDDR2
+ |1GB @ 400MHz LPDDR2
+ |512MB @ 400MHz LPDDR2
+ |-
+ |style="text-align: left; font-weight: bold;"|Wireless
+ |2.4GHz SISO 802.11b/g/n
+ |2.4GHz/5GHz MIMO 802.11a/b/g/n
+ |2.4GHz SISO 802.11b/g/n
+ |-
+ |rowspan="5" style="font-style: italic;"|Programmable Logic
+ |style="text-align: left; font-weight: bold;"|Logic Cells
+ |28K
+ |85K
+ |85K
+ |-
+ |style="text-align: left; font-weight: bold;"|Look-Up Tables (LUTs)
+ |17 600
+ |53 200
+ |53 200
+ |-
+ |style="text-align: left; font-weight: bold;"|Block RAM
+ |2.1Mb
+ |4.9Mb
+ |4.9Mb
+ |-
+ |style="text-align: left; font-weight: bold;"|DSP Slices
+ |80
+ |220
+ |220
+ |-
+ |style="text-align: left; font-weight: bold;"|I/O Pins
+ |100
+ |125
+ |125
+ |}
 {|
   |- style="vertical-align:top;"